篇名 |
Dynamic Relocation Cache for Instruction Delivery in Low Power Processor
|
---|---|
並列篇名 | Dynamic Relocation Cache for Instruction Delivery in Low Power Processor |
作者 | Meng-Rao Tang、Hong-Yin Luo |
起訖頁 | 060-078 |
關鍵詞 | address-mapping、cache、dynamic relocation、low power、processor、address-mapping、cache、dynamic relocation、low power、processor |
刊名 | 電腦學刊 |
期數 | 201706 (28:3期) |
DOI |
|
QR Code | |
該期刊 上一篇
| An Evaluation Approach to the Design Economics of Quality in Automobile Whole Life Cycle Using QFD, FEANP, and Multi-segment Goal Programming |
該期刊 下一篇
| Super-Resolution Image Reconstruction based on 2D Cosparse Regularisation and Self Similarity Features |